mirror of
https://git.code.sf.net/p/quake/quakeforge
synced 2024-11-23 21:02:50 +00:00
116 lines
2 KiB
ArmAsm
116 lines
2 KiB
ArmAsm
/*
|
|
sys_ia32.S
|
|
|
|
Intel 32-bit assembly language dependent routines.
|
|
|
|
Copyright (C) 1996-1997 Id Software, Inc.
|
|
|
|
This program is free software; you can redistribute it and/or
|
|
modify it under the terms of the GNU General Public License
|
|
as published by the Free Software Foundation; either version 2
|
|
of the License, or (at your option) any later version.
|
|
|
|
This program is distributed in the hope that it will be useful,
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
|
|
|
|
See the GNU General Public License for more details.
|
|
|
|
You should have received a copy of the GNU General Public License
|
|
along with this program; if not, write to:
|
|
|
|
Free Software Foundation, Inc.
|
|
59 Temple Place - Suite 330
|
|
Boston, MA 02111-1307, USA
|
|
|
|
$Id$
|
|
*/
|
|
|
|
#ifdef HAVE_CONFIG_H
|
|
# include <config.h>
|
|
#endif
|
|
#include "QF/asm_i386.h"
|
|
|
|
|
|
#ifdef USE_INTEL_ASM
|
|
.data
|
|
|
|
.align 4
|
|
fpenv:
|
|
.long 0, 0, 0, 0, 0, 0, 0, 0
|
|
|
|
.text
|
|
|
|
.globl C(MaskExceptions)
|
|
C(MaskExceptions):
|
|
fnstenv fpenv
|
|
orl $0x3F,fpenv
|
|
fldenv fpenv
|
|
|
|
ret
|
|
|
|
#if 0
|
|
.globl C(unmaskexceptions)
|
|
C(unmaskexceptions):
|
|
fnstenv fpenv
|
|
andl $0xFFFFFFE0,fpenv
|
|
fldenv fpenv
|
|
|
|
ret
|
|
#endif
|
|
|
|
.data
|
|
|
|
.align 4
|
|
.globl ceil_cw, single_cw, full_cw, cw, pushed_cw
|
|
ceil_cw: .long 0
|
|
single_cw: .long 0
|
|
full_cw: .long 0
|
|
cw: .long 0
|
|
pushed_cw: .long 0
|
|
|
|
.text
|
|
|
|
.globl C(Sys_LowFPPrecision)
|
|
C(Sys_LowFPPrecision):
|
|
fldcw single_cw
|
|
|
|
ret
|
|
|
|
.globl C(Sys_HighFPPrecision)
|
|
C(Sys_HighFPPrecision):
|
|
fldcw full_cw
|
|
|
|
ret
|
|
|
|
.globl C(Sys_PushFPCW_SetHigh)
|
|
C(Sys_PushFPCW_SetHigh):
|
|
fnstcw pushed_cw
|
|
fldcw full_cw
|
|
|
|
ret
|
|
|
|
.globl C(Sys_PopFPCW)
|
|
C(Sys_PopFPCW):
|
|
fldcw pushed_cw
|
|
|
|
ret
|
|
|
|
.globl C(Sys_SetFPCW)
|
|
C(Sys_SetFPCW):
|
|
fnstcw cw
|
|
movl cw,%eax
|
|
andb $0xF0,%ah
|
|
orb $0x03,%ah // round mode, 64-bit precision
|
|
movl %eax,full_cw
|
|
|
|
andb $0xF0,%ah
|
|
orb $0x0C,%ah // chop mode, single precision
|
|
movl %eax,single_cw
|
|
|
|
andb $0xF0,%ah
|
|
orb $0x08,%ah // ceil mode, single precision
|
|
movl %eax,ceil_cw
|
|
|
|
ret
|
|
#endif /* USE_INTEL_ASM */
|