mirror of
https://git.code.sf.net/p/quake/quakeforge
synced 2024-11-27 14:42:07 +00:00
172 lines
2.9 KiB
ArmAsm
172 lines
2.9 KiB
ArmAsm
/*
|
|
sw_fpua.S
|
|
|
|
Intel 32-bit assembly language dependent routines.
|
|
|
|
Copyright (C) 1996-1997 Id Software, Inc.
|
|
|
|
This program is free software; you can redistribute it and/or
|
|
modify it under the terms of the GNU General Public License
|
|
as published by the Free Software Foundation; either version 2
|
|
of the License, or (at your option) any later version.
|
|
|
|
This program is distributed in the hope that it will be useful,
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
|
|
|
|
See the GNU General Public License for more details.
|
|
|
|
You should have received a copy of the GNU General Public License
|
|
along with this program; if not, write to:
|
|
|
|
Free Software Foundation, Inc.
|
|
59 Temple Place - Suite 330
|
|
Boston, MA 02111-1307, USA
|
|
|
|
$Id$
|
|
*/
|
|
|
|
#ifdef HAVE_CONFIG_H
|
|
# include <config.h>
|
|
#endif
|
|
#include "asm_i386.h"
|
|
|
|
|
|
#ifdef USE_INTEL_ASM
|
|
|
|
#ifdef WIN32
|
|
# undef PIC //no such thing in win32
|
|
#endif
|
|
|
|
.data
|
|
|
|
.align 4
|
|
fpenv:
|
|
.long 0, 0, 0, 0, 0, 0, 0, 0
|
|
|
|
#ifdef PIC
|
|
#define got_base(n) \
|
|
call .Lpic##n ;\
|
|
.Lpic##n: ;\
|
|
popl %edx ;\
|
|
addl $C(_GLOBAL_OFFSET_TABLE_)+[.-.Lpic##n],%edx
|
|
|
|
#define got_var(v) v@GOTOFF(%edx)
|
|
|
|
#define F_BEGIN(name) \
|
|
.globl C(name) ;\
|
|
.type C(name),@function ;\
|
|
C(name):
|
|
|
|
#define F_END(name) .size C(name),.-C(name)
|
|
|
|
#else
|
|
#define got_base(n)
|
|
#define got_var(v) v
|
|
|
|
#define F_BEGIN(name) \
|
|
.globl C(name) ;\
|
|
C(name):
|
|
|
|
#define F_END(name)
|
|
|
|
#endif
|
|
|
|
.text
|
|
|
|
F_BEGIN(MaskExceptions)
|
|
got_base(1)
|
|
fnstenv got_var(fpenv)
|
|
orl $0x3F,got_var(fpenv)
|
|
fldenv got_var(fpenv)
|
|
|
|
ret
|
|
F_END(MaskExceptions)
|
|
|
|
#if 0
|
|
F_BEGIN(unmaskexceptions)
|
|
got_base(2)
|
|
fnstenv got_var(fpenv)
|
|
andl $0xFFFFFFE0,got_var(fpenv)
|
|
fldenv got_var(fpenv)
|
|
|
|
ret
|
|
F_END(unmaskexceptions)
|
|
#endif
|
|
|
|
.data
|
|
|
|
.align 4
|
|
.globl ceil_cw, single_cw, full_cw, cw, pushed_cw
|
|
ceil_cw: .long 0
|
|
single_cw: .long 0
|
|
full_cw: .long 0
|
|
cw: .long 0
|
|
pushed_cw: .long 0
|
|
#ifdef PIC
|
|
.type ceil_cw,@object
|
|
.type single_cw,@object
|
|
.type full_cw,@object
|
|
.type cw,@object
|
|
.type pushed_cw,@object
|
|
.size ceil_cw,4
|
|
.size single_cw,4
|
|
.size full_cw,4
|
|
.size cw,4
|
|
.size pushed_cw,4
|
|
#endif
|
|
|
|
.text
|
|
|
|
F_BEGIN(R_LowFPPrecision)
|
|
got_base(3)
|
|
fldcw got_var(single_cw)
|
|
|
|
ret
|
|
F_END(R_LowFPPrecision)
|
|
|
|
|
|
F_BEGIN(R_HighFPPrecision)
|
|
got_base(4)
|
|
fldcw got_var(full_cw)
|
|
|
|
ret
|
|
F_END(R_HighFPPrecision)
|
|
|
|
|
|
F_BEGIN(R_PushFPCW_SetHigh)
|
|
got_base(5)
|
|
fnstcw got_var(pushed_cw)
|
|
fldcw got_var(full_cw)
|
|
|
|
ret
|
|
F_END(R_PushFPCW_SetHigh)
|
|
|
|
|
|
F_BEGIN(R_PopFPCW)
|
|
got_base(6)
|
|
fldcw got_var(pushed_cw)
|
|
|
|
ret
|
|
F_END(R_PopFPCW)
|
|
|
|
|
|
F_BEGIN(R_SetFPCW)
|
|
got_base(7)
|
|
fnstcw got_var(cw)
|
|
movl got_var(cw),%eax
|
|
andb $0xF0,%ah
|
|
orb $0x03,%ah // round mode, 64-bit precision
|
|
movl %eax,got_var(full_cw)
|
|
|
|
andb $0xF0,%ah
|
|
orb $0x0C,%ah // chop mode, single precision
|
|
movl %eax,got_var(single_cw)
|
|
|
|
andb $0xF0,%ah
|
|
orb $0x08,%ah // ceil mode, single precision
|
|
movl %eax,got_var(ceil_cw)
|
|
|
|
ret
|
|
F_END(R_SetFPCW)
|
|
#endif /* USE_INTEL_ASM */
|